Chin. Phys. Lett.  2012, Vol. 29 Issue (2): 028502    DOI: 10.1088/0256-307X/29/2/028502
CROSS-DISCIPLINARY PHYSICS AND RELATED AREAS OF SCIENCE AND TECHNOLOGY |
Reconfigurable Threshold Logic Element with SET and MOS Transistors
WEI Rong-Shan**, CHEN Jin-Feng, CHEN Shou-Chang, HE Ming-Hua
College of Physics and Information Engineering, Fuzhou University, Fuzhou 350108
Cite this article:   
WEI Rong-Shan, HE Ming-Hua, CHEN Shou-Chang et al  2012 Chin. Phys. Lett. 29 028502
Download: PDF(463KB)  
Export: BibTeX | EndNote | Reference Manager | ProCite | RefWorks
Abstract A novel reconfigurable threshold logic element (TLE) using single-electron transistors (SETs) and metal-oxide-semiconductor (MOS) transistors is proposed. The proposed TLE is highly reconfigurable, which can perform all two-variable logic functions directly or indirectly, including OR, NOR, AND, NAND, XOR and XNOR. The reconfiguration of the TLE is realized by simply configuring the input bits without changing the device parameters. The design methodology can also be applied in the design of a multi-variable TLE. The reconfigurable TLE demonstrates good performance at room temperature with a compact structure and ultralow power dissipation. The reconfigurable TLE can be useful in high-density high-performance reconfigurable systems and artificial neural networks.
Keywords: 85.40.-e     
Received: 04 November 2011      Published: 11 March 2012
PACS:  85.40.-e (Microelectronics: LSI, VLSI, ULSI; integrated circuit fabrication technology)  
TRENDMD:   
URL:  
https://cpl.iphy.ac.cn/10.1088/0256-307X/29/2/028502       OR      https://cpl.iphy.ac.cn/Y2012/V29/I2/028502
Service
E-mail this article
E-mail Alert
RSS
Articles by authors
WEI Rong-Shan
HE Ming-Hua
CHEN Shou-Chang
CHEN Jin-Feng
[1] Zheng Y X and Huang C 2009 IEEE Trans. Nanotechnol. 8 631
[2] Ono Y, Fujiwara A, Nishiguchi K, Inokawa H and Takahashi Y 2005 J. Appl. Phys. 97 031101
[3] Ouyang F P, Chen L J, Xiao J and Zhang H 2011 Chin. Phys. Lett. 28 047304
[4] Alireza K 2009 Chin. Phys. Lett. 26 060701
[5] Porod W, Lent C S, Bernstein G H, Orlov A O, Amlani I, Snider G L and Merz J L 1999 Int. J. Electron. 86 549
[6] Mazumder P, Kulkarni S, Bhattacharya M, Sun J P and Haddad G I 1998 Proc. IEEE 86 664
[7] Chen R H, Korotkov A N and Likharev K K 1996 Appl. Phys. Lett. 68 1954
[8] Lageweg C, Cotofana S and Vassiliadis S 2004 IEEE Trans. Nanotechnol. 3 237
[9] Beiu V, Quintana J M and Avedillo M J 2003 IEEE Trans. Neural Networks 14 1217
[10] Sui B C, Fang L, Chi Y Q and Zhang C 2010 IEEE Trans. Electron Devices 57 2251
[11] Inokawa H, Fujiwara A and Takahashi Y 2003 IEEE Trans. Electron Devices 50 462
[12] Inokawa H and Takahashi Y 2003 IEEE Trans. Electron Devices 50 455
[13] Zhao W and Cao Y 2006 IEEE Trans. Electron Devices 53 2816
[14] Ditto W L, Miliotis A, Murali K, Sinha S and Spano M L 2010 Chaos 20 037107
Related articles from Frontiers Journals
[1] FENG Chong, TANG Zhen-An, YU Jun. A Novel CMOS Device Capable of Measuring Near-Field Thermal Radiation[J]. Chin. Phys. Lett., 2012, 29(3): 028502
[2] WANG Wei, HUANG Bei-Ju, DONG Zan, LIU Hai-Jun, ZHANG Xu, GUAN Ning, CHEN Jin, GUO Wei-Lian, NIU Ping-Juan, CHEN Hong-Da. A Low-Voltage Silicon Light Emitting Device in Standard Salicide CMOS Technology[J]. Chin. Phys. Lett., 2010, 27(4): 028502
[3] ZHONG Min, SONG Zhi-Tang, LIU Bo, FENG Song-Lin, CHEN Bomy. Reactive Ion Etching as Cleaning Method Post Chemical Mechanical Polishing for Phase Change Memory Device[J]. Chin. Phys. Lett., 2008, 25(2): 028502
[4] LIU Qi-Bin, SONG Zhi-Tang, ZHANG Kai-Liang, WANG Liang-Yong, FENG Song-Lin, CHEN Bomy. Damascene Array Structure of Phase Change Memory Fabricated with Chemical Mechanical Polishing Method[J]. Chin. Phys. Lett., 2006, 23(8): 028502
[5] LEE Chee-Wei, CHIN Mee-Koy. Room-Temperature Inductively Coupled Plasma Etching of InP Using Cl2N2 and Cl2/CH4/H2[J]. Chin. Phys. Lett., 2006, 23(4): 028502
[6] SUN Chang-Zheng, ZHOU Jin-Bo, XIONG Bing, WANG Jian, LUO Yi. Vertical and Smooth, etching of InP by Cl2/CH4/Ar Inductively Coupled Plasma at Room Temperature[J]. Chin. Phys. Lett., 2003, 20(8): 028502
[7] ZHANG Wei, WANG Peng-Fei, DING Shi-Jin, WANG Ji-Tao, LEE William Wei. Effect of N2 Plasma Annealing on Properties of Fluorine Doped Silicon Dioxide Films with Low Dielectric Constant for Ultra-Large-Scale Integrated Circuits[J]. Chin. Phys. Lett., 2002, 19(6): 028502
[8] WANG Peng-Fei, DING Shi-Jin, ZHANG Wei, ZHANG Jim-Yun, WANG Ji-Tao, WEI William Lee. FTIR Characterization of Fluorine Doped Silicon Dioxide Thin Films Deposited by Plasma Enhanced Chemical Vapor Deposition[J]. Chin. Phys. Lett., 2000, 17(12): 028502
Viewed
Full text


Abstract