Chin. Phys. Lett.  2012, Vol. 29 Issue (12): 128502    DOI: 10.1088/0256-307X/29/12/128502
CROSS-DISCIPLINARY PHYSICS AND RELATED AREAS OF SCIENCE AND TECHNOLOGY |
A 50–60 V Class Ultralow Specific on-Resistance Trench Power MOSFET
HU Sheng-Dong1,2**, ZHANG Ling1, CHEN Wen-Suo2, LUO Jun2, TAN Kai-Zhou2, GAN Ping1, ZHU Zhi1, WU Xing-He1
1College of Communication Engineering, Chongqing University, Chongqing 400044
2No. 24 Research Institute, China Electronics Technology Group Corporation, Chongqing 400060
Cite this article:   
HU Sheng-Dong, ZHANG Ling, CHEN Wen-Suo et al  2012 Chin. Phys. Lett. 29 128502
Download: PDF(636KB)  
Export: BibTeX | EndNote | Reference Manager | ProCite | RefWorks
Abstract A 50–60 V class ultralow specific on-resistance (Ron,sp) trench power MOSFET is proposed. The structure is characterized by an n+-layer which is buried on the top surface of the p-substrate and connected to the drain n+-region. The low-resistance n+-layer shortens the motion-path in high-resistance n? drift region for the carriers, and therefore, reduces the Ron,sp in the on-state. Electrical characteristics for the proposed power MOSFET are analyzed and discussed. The 50–60 V class breakdown voltages (VB) with Ron,sp less than 0.35 mΩ?cm2 are obtained. Compared with several power MOSFETs, the proposed power MOSFET has a significantly optimized dependence of Ron,sp on VB.
Received: 22 August 2012      Published: 04 March 2013
PACS:  85.30.De (Semiconductor-device characterization, design, and modeling)  
  85.30.-z (Semiconductor devices)  
  85.30.Mn (Junction breakdown and tunneling devices (including resonance tunneling devices))  
TRENDMD:   
URL:  
https://cpl.iphy.ac.cn/10.1088/0256-307X/29/12/128502       OR      https://cpl.iphy.ac.cn/Y2012/V29/I12/128502
Service
E-mail this article
E-mail Alert
RSS
Articles by authors
HU Sheng-Dong
ZHANG Ling
CHEN Wen-Suo
LUO Jun
TAN Kai-Zhou
GAN Ping
ZHU Zhi
WU Xing-He
[1] Zitouni M, Morancho F, Tranduc H et al 1998 International Semiconductor Conference 1 137
[2] Zitouni M, Morancho F, Rossel P et al 1999 Proc. ISPSD p 73
[3] Disney D, Chan W, Lam R et al 2008 Proc. ISPSD p 24
[4] Fujishima N and Salama C A T 1997 Proc. IEDM p 359
[5] Varadarajan K R, Chow T P, Wang J et al 2007 Proc. ISPSD p 233
[6] Varadarajan K R, Sinkar A and Chow T P 2006 IEEE Workshop Comput. Power Electron. p 306
[7] Varadarajan K R, Sinkar A and Chow T P 2007 IEEE Power Electron. Special. ists Conf. p 1013
[8] Varadarajan K R, Chow T P, Liu R et al 2008 Proc. ISPSD p 119
[9] Luo X R, Yao G L, Chen X et al 2011 Chin. Phys. B 20 028501-1
[10] Hu S D, Luo X R, Li Z J et al 2010 Electron. Lett. 46 82
[11] Hu S D, Zhang B and Li Z J 2011 Int. J. Electron. 98 973
[12] Hu S D, Zhang L, Luo X R et al 2011 Chin. Phys. Lett. 28 128503
[13] Hu S D, Luo J, Tan K Z et al 2012 Microelectronics Reliability 52 692
[14] TMA MEDICI 4.2 (Palo Alto CA: Technology Modeling Associates Inc.)
[15] Tatsuhiko F and Yasushi M 1998 Proc. ISPSD p 423
[16] Sameer P, Robert P, Takehito T et al 2004 Proc. ISPSD p 419
Related articles from Frontiers Journals
[1] Yue Li, Li Zhu, Chunsheng Chen, Ying Zhu, Changjin Wan, and Qing Wan. High-Performance Indium-Gallium-Zinc-Oxide Thin-Film Transistors with Stacked Al$_{2}$O$_{3}$/HfO$_{2}$ Dielectrics[J]. Chin. Phys. Lett., 2022, 39(11): 128502
[2] Ming-Liang Zhang , Xu-Ming Zou , and Xing-Qiang Liu. Surface Modification for WSe$_{2}$ Based Complementary Electronics[J]. Chin. Phys. Lett., 2020, 37(11): 128502
[3] Wen-Jian Shi, Ze-Ming Kan, Chuan-Hui Cheng, Wen-Hui Li, Hang-Qi Song, Meng Li, Dong-Qi Yu, Xiu-Yun Du, Wei-Feng Liu, Sheng-Ye Jin, and Shu-Lin Cong. Antimony Selenide Thin Film Solar Cells with an Electron Transport Layer of Alq$_{3}$[J]. Chin. Phys. Lett., 2020, 37(10): 128502
[4] Bojing Lu, Rumin Liu, Siqin Li, Rongkai Lu, Lingxiang Chen, Zhizhen Ye, and Jianguo Lu. Room-Temperature Processed Amorphous ZnRhCuO Thin Films with p-Type Transistor and Gas-Sensor Behaviors[J]. Chin. Phys. Lett., 2020, 37(9): 128502
[5] Hang Yang, Wei Chen, Ming-Yang Li, Feng Xiong, Guang Wang, Sen Zhang, Chu-Yun Deng, Gang Peng, and Shi-Qiao Qin. Ultrathin Al Oxide Seed Layer for Atomic Layer Deposition of High-$\kappa$ Al$_{2}$O$_{3}$ Dielectrics on Graphene[J]. Chin. Phys. Lett., 2020, 37(7): 128502
[6] Lin-Lin Su , Dong Zhou, Qing Liu , Fang-Fang Ren , Dun-Jun Chen , Rong Zhang , You-Dou Zheng , Hai Lu. Effect of a Single Threading Dislocation on Electrical and Single Photon Detection Characteristics of 4H-SiC Ultraviolet Avalanche Photodiodes[J]. Chin. Phys. Lett., 2020, 37(6): 128502
[7] Yang Jiang, Ze-Yu Wan, Guang-Nan Zhou, Meng-Ya Fan, Gai-Ying Yang, R. Sokolovskij, Guang-Rui Xia, Qing Wang, Hong-Yu Yu. A Novel Oxygen-Based Digital Etching Technique for p-GaN/AlGaN Structures without Etch-Stop Layers[J]. Chin. Phys. Lett., 2020, 37(6): 128502
[8] Lin-Lin Su , Dong Zhou, Qing Liu , Fang-Fang Ren , Dun-Jun Chen , Rong Zhang , You-Dou Zheng , Hai Lu. Effect of a Single Threading Dislocation on Electrical and Single Photon Detection Characteristics of 4H-SiC Ultraviolet Avalanche Photodiodes *[J]. Chin. Phys. Lett., 0, (): 128502
[9] Yang Jiang, Ze-Yu Wan, Guang-Nan Zhou, Meng-Ya Fan, Gai-Ying Yang, R. Sokolovskij, Guang-Rui Xia, Qing Wang, Hong-Yu Yu. A Novel Oxygen-Based Digital Etching Technique for p-GaN/AlGaN Structures without Etch-Stop Layers *[J]. Chin. Phys. Lett., 0, (): 128502
[10] Bin Wang, Hao-Yu Kong, Lei Sun. Performance Analyses of Planar Schottky Barrier MOSFETs with Dual Silicide Layers at Source/Drain on Bulk Substrates and Material Studies of ErSi$_{x}$/CoSi$_{2}$/Si Stack Interface[J]. Chin. Phys. Lett., 2020, 37(3): 128502
[11] Ashkan Horri, Rahim Faez. Full-Quantum Simulation of Graphene Self-Switching Diodes[J]. Chin. Phys. Lett., 2019, 36(6): 128502
[12] Junkang Li, Yiming Qu, Siyu Zeng, Ran Cheng, Rui Zhang, Yi Zhao. Ge Complementary Tunneling Field-Effect Transistors Featuring Dopant Segregated NiGe Source/Drain[J]. Chin. Phys. Lett., 2018, 35(11): 128502
[13] Li-Hua Dai, Da-Wei Bi, Zheng-Xuan Zhang, Xin Xie, Zhi-Yuan Hu, Hui-Xiang Huang, Shi-Chang Zou. Metastable Electron Traps in Modified Silicon-on-Insulator Wafer[J]. Chin. Phys. Lett., 2018, 35(5): 128502
[14] Jie Fan, Sheng-Ming Sun, Hai-Zhu Wang, Yong-Gang Zou. Low Specific On-Resistance SOI LDMOS with Non-Depleted Embedded P-Island and Dual Trench Gate[J]. Chin. Phys. Lett., 2018, 35(3): 128502
[15] Yi Zhang, Gen-Quan Han, Yan Liu, Huan Liu, Jin-Cheng Zhang, Yue Hao. Ohmic Contact at Al/TiO$_{2}$/n-Ge Interface with TiO$_{2}$ Deposited at Extremely Low Temperature[J]. Chin. Phys. Lett., 2018, 35(2): 128502
Viewed
Full text


Abstract