2009, Vol. 26(1): 17304-017304 DOI: 10.1088/0256-307X/26/1/017304 | ||
Hot-Carrier Stress Effects on GIDL and SILC in 90nm LDD-MOSFET with Ultra-Thin Gate Oxide | ||
HU Shi-Gang, HAO Yue, MA Xiao-Hua, CAO Yan-Rong, CHEN Chi, WU Xiao-Feng | ||
School of Microelectronics, Xidian University, Xi'an 710071Key Lab of Ministry of Education for Wide Band-Gap Semiconductor Materials and Devices, Xidian University, Xi'an 710071 | ||
收稿日期 2008-05-26 修回日期 1900-01-01 | ||
Supporting info | ||
[1] Huang L et al 1998 Microelectron. Reliability [2] Duvvury C et al 1988 IEEE Electron Dev. Lett. [3] Lo G Q et al 1991 IEEE Electron Dev. Lett. 12 [4] Chen I C et al 1989 IEEE Electron Dev. Lett. [5] Nathan V et al 1993 IEEE Trans. Electron Devices [6] Cheng K G et al 2003 IEEE Electron Dev. Lett. [7] Ielmini D et al 2002 IEEE Trans. Electron Devices [8] Ielmini D et al 2006 IEEE Trans. Electron Devices [9] Vianello E, Driussi F, Esseni D, Selmi L, Widdershoven F [10] Driussi F et al 2005 IEEE Trans. Electron Devices [11] Ang D S et al 1998 IEEE Trans. Electron Devices [12] Raychaudhuri A, Deen M J, Kwan W S and King M I 1996 [13] Pan Y et al 1994 IEEE Electron Dev. Lett. 2 [14] Chan V H and Chung J E 1993 International Electron [15] Park Y B and Schroder D K 1998 IEEE Trans. Electron [16] Heremans P, Bellens R, Groeszeneken G and Maes H E 1998 [17] Xiao E, Yuan J S and Yang Hong 2004 IEEE Trans. |
||