2010, Vol. 27(7): 78401-078401    DOI: 10.1088/0256-307X/27/7/078401
An Interconnect Bus Power Optimization Method

EN Yun-Fei1,2, ZHU Zhang-Ming1, HAO Yue1

1School of Microelectronics, Xidian University, Xi'an 710071 2National Key Laboratory of Reliability Physics, Guangzhou 510610
收稿日期 2010-03-08  修回日期 1900-01-01
Supporting info

[1] Magen N, Kolodny A, Weiser U and Shamir N 2004 Proceedings of the International Workshop on System Level Interconnect Prediction (Paris, France 14-15 February 2004) p 7
[2] Zuber P, Bahlous O and Ilnseher T 2008 IEEE Trans. Very Large Scale Integration Systems 17 1
[3] Zhu Z M, Qian L B and Yang Y T 2009 Chin. Phys. B 18 1188
[4] Zhang H and Rabaey J 1998 Proc. the ACM International Symposium on Low Power Electronics and Design (California, USA 10-12 August 1998) p 161
[5] Yang J, Gupta R and Zhang C 2004 ACM Trans. Design Autom. Electron. Systems 9 354
[6] Zuber P, Gritzmann P, Ritter M and Stecheke W 2005 Lecture Notes in Computer Science 37 664
[7] Rosenfeld J and Friedman E G 2009 IEEE Trans. Very Large Scale Integration Systems 17 181
[8] http://www.eas.asu.edu~ptm/
[9] Gritzmann P, Ritter M and Zuber P 2010 J. Math. Program. 121 201
[10] Moiseev K, Wimer S and Kolodny A 2008 Integrat. VLSI J. 41 253
[11] Moiseev K, Kolodny A and Wimer S 2008 ACM Trans. Design Autom. Electron. Systems 13 65
[12] Meng X G, Wang J S and Zhai Y 2008 Chin. Phys. Lett. 25 1205