An FPGA-Based Pulse Pile-up Rejection Technique for Photon Counting Imaging Detectors
HU Kun1,2,3, LI Feng1,2, CHEN Lian1,2, LIANG Fu-Tian4, JIN Ge1,2**
1State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026 2Department of Modern Physics, University of Science and Technology of China, Hefei 230026 3 No.38 Research Institute, China Electronics Technology Group Corporation, Hefei 230088 4Hefei National Laboratory for Physical Sciences at the Microscale, University of Science and Technology of China, Hefei 230026
Abstract：A novel FPGA-based pulse pile-up rejection method for single photon imaging detectors is reported. The method is easy to implement in FPGAs for real-time data processing. The rejection principle and entire design are introduced in detail. The photon counting imaging detector comprises a micro-channel plate (MCP) stack, and a wedge and strip anode (WSA). The resolution mask pattern in front of the MCP can be reconstructed after data processing in the FPGA. For high count rates, the rejection design can effectively reduce the impact of the pulse pile-up on the image. The resolution can reach up to 140 μm. The pulse pile-up rejection design can also be applied to high-energy physics and particle detection.
2015, Vol. 32 
