A Novel Silicon-on-Insulator Super-Junction Lateral-Double-Diffused Metal-Oxide-Semiconductor Transistor with T-Dual Dielectric Buried Layers
WU Li-Juan1,2**, ZHANG Wen-Tong2, ZHANG Bo2, LI Zhao-Ji2
1College of Communication Engineering, Chengdu University of Information Technology, Chengdu 610225 2State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054
Abstract：A novel silicon-on-insulator (SOI) high-voltage device of super-junction (SJ) lateral-double-diffused metal-oxide-semiconductor transistors (LDMOSTs) with T-dual dielectric buried layers (T-DBLs) is presented. The T-DBLs are formed by the first T-shaped dielectric layer and the second dielectric layer. A lot of holes are accumulated on the top interface of the second dielectric layer, which compensates for the charge imbalance of the surface N and P pillars, thus the substrate-assisted depletion (SAD) effect is eliminated in the new device. The electric field of the second dielectric buried layer, EI2, is enhanced by the interface charges, and the breakdown voltage Vbreakdown is increased. EI2=515 V/μm is obtained in the T-DBL SOI SJ. The Vbreakdown of the new device is increased from 124 V of the conventional SOI SJ to 302 V with a 15 μm length drift region. The specific on-resistance (Ron, sp) of the T-DBL SOI SJ is only 0.00865 Ω?cm2 and the FOM (FOM = V2breakdown/Ron, sp) is 10.54 MW/cm2.
[1] Chen X B 1993 U. S. Patent 5216275 [2] NassifKhalil S G and Salama C A T 2004 IEEE Trans. Electron Devices51 1185 [3] Rub M, Bar M and Deml G 2006 Proc. IEEE ISPSD p 305 [4] Park I Y and Salama C A T 2005 Proc. IEEE ISPSD p 163 [5] Park I Y and Salama C A T 2006 IEEE Trans. Electron Devices53 1909 [6] Park I Y, Choi Y K and Ko K Y 2009 Proc. IEEE ISPSD p 192 [7] Kanechika M, Kodama M and Uesugi T 2005 IEEE Trans. Electron Devices52 1205 [8] Shenoy P M, Bhalla A and Dolny G M 1999 Proc. IEEE ISPSD p 99 [9] Pravin N Kondckar 2004 Proc. IEEE TENCON p 209 [10] Napoli E, W H and Udrea F 2008 IEEE Electron Device Lett.29 249 [11] Ng R, Udrea F and Sheng K 2001 Proc. IEEE ISPSD p 395 [12] Hu S D, Zhang B and Li Z J 2011 Chin. Phys. B 20 027101 [13] Lei Q Q, Zheng F H and Zhang Y W 2010 Acta Phys. Sin.59 508 (in Chinese) [14] ISE TCAD Manuals Release 10.0
2013, Vol. 30 
