A simple yet accurate interconnect parasitical capacitance model is presented. Based on this model a novel interconnect bus optimization methodology is proposed. Combining wire spacing with wire ordering, this methodology focuses on bus dynamic power optimization with consideration of bus performance requirements. The optimization methodology is verified under a 65 nm technology node and it shows that with 50% slack in the routing space, a 33.03% power saving can be provided by the proposed optimization methodology for an intermediate video bus compared to the 27.68% power saving provided by uniform spacing technology. The proposed methodology is especially suitable for computer-aided design of nanometer scale on-chip buses.
A simple yet accurate interconnect parasitical capacitance model is presented. Based on this model a novel interconnect bus optimization methodology is proposed. Combining wire spacing with wire ordering, this methodology focuses on bus dynamic power optimization with consideration of bus performance requirements. The optimization methodology is verified under a 65 nm technology node and it shows that with 50% slack in the routing space, a 33.03% power saving can be provided by the proposed optimization methodology for an intermediate video bus compared to the 27.68% power saving provided by uniform spacing technology. The proposed methodology is especially suitable for computer-aided design of nanometer scale on-chip buses.
EN Yun-Fei;ZHU Zhang-Ming;HAO Yue. An Interconnect Bus Power Optimization Method[J]. 中国物理快报, 2010, 27(7): 78401-078401.
EN Yun-Fei, ZHU Zhang-Ming, HAO Yue. An Interconnect Bus Power Optimization Method. Chin. Phys. Lett., 2010, 27(7): 78401-078401.
[1] Magen N, Kolodny A, Weiser U and Shamir N 2004 Proceedings of the International Workshop on System Level Interconnect Prediction (Paris, France 14-15 February 2004) p 7 [2] Zuber P, Bahlous O and Ilnseher T 2008 IEEE Trans. Very Large Scale Integration Systems 17 1 [3] Zhu Z M, Qian L B and Yang Y T 2009 Chin. Phys. B 18 1188 [4] Zhang H and Rabaey J 1998 Proc. the ACM International Symposium on Low Power Electronics and Design (California, USA 10-12 August 1998) p 161 [5] Yang J, Gupta R and Zhang C 2004 ACM Trans. Design Autom. Electron. Systems 9 354 [6] Zuber P, Gritzmann P, Ritter M and Stecheke W 2005 Lecture Notes in Computer Science 37 664 [7] Rosenfeld J and Friedman E G 2009 IEEE Trans. Very Large Scale Integration Systems 17 181 [8] http://www.eas.asu.edu~ptm/ [9] Gritzmann P, Ritter M and Zuber P 2010 J. Math. Program. 121 201 [10] Moiseev K, Wimer S and Kolodny A 2008 Integrat. VLSI J. 41 253 [11] Moiseev K, Kolodny A and Wimer S 2008 ACM Trans. Design Autom. Electron. Systems 13 65 [12] Meng X G, Wang J S and Zhai Y 2008 Chin. Phys. Lett. 25 1205
2010, Vol. 27 
